 |
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
| Datasheet File OCR Text: |
| HT48R50A-1 8-bit microcontroller 1 december 19, 2000 general description this device is an 8-bit high performance risc-like microcontroller designed for multi - ple i/o product applications. it is particularly suitable for use in products such as remote con- trollers, fan/light controllers, washing machine controllers, scales, toys and various subsystem controllers. a halt feature is included to re- duce power consumption. features operating voltage: f sys =4mhz: 3.3v~5.5v f sys =8mhz: 4.5v~5.5v low voltage reset function 35 bidirectional i/o lines (max.) 1 interrupt input shared with an i/o line 8-bit programmable timer/event counter with overflow interrupt and 8-stage prescaler 16-bit programmable timer/event counter and overflow interrupts on-chip rc oscillator, external crystal and rc oscillator 32768hz crystal oscillator for timing purposes only watchdog timer 4096 15 program memory rom 160 8 data memory ram buzzer driving pair and pfd supported halt function and wake-up feature reduce power consumption 6-level subroutine nesting up to 0.5 s instruction cycle with 8mhz system clock at v dd =5v bit manipulation instruction 15-bit table read instruction 63 powerful instructions all instructions in one or two machine cycles 28-pin skdip/sop, 48-pin ssop package
block diagram HT48R50A-1 2 december 19, 2000 ! ! "! # #! $ % $$ & ! !# #! ! !# ' $ $( )#! # # ! $ * ( % + , , ,* , * * ! * * -. * - / */ /-/. /0/0 / $ *$ $-$. $ * - . + pin assignment HT48R50A-1 3 december 19, 2000 1 . 2 3 + 4 5 1 . 2 3 4 + 3 2 . 1 5 4 + /2 /. $+ $3 $2 $. 3 + 4 /3 /+ $4 $ $ $ /4 / / /0 //0 +1 +. +2 +3 ++ +4 + + + 45 41 4. 42 43 4+ 44 4 4 4 5 1 . 2 3 4 + 3 2 . 1 5 4 + 3 2 . 1 5 4 + /2 /. $+ $3 $2 $. 4 . 2 3 + 4 /3 /+ $4 $ $ $ /4 / / /0 //0 . 2 3 + pin description pin name i/o rom code option description pa0~pa7 i/o pull-high* wake-up cmos/schmitt trigger input bidirectional 8-bit input/output port. each bit can be con - figured as a wake-up input by rom code option. software instructions determine the cmos output or schmitt trigger or cmos input (depends on options) with pull-high resistor (determined by 1-bit pull-high option). pb0/bz pb1/bz pb2~pb7 i/o pull-high* pb0 or bz pb1 or bz bidirectional 8-bit input/output port. software instructions determine the cmos output or schmitt trigger input with pull-high resistor (determined by 1-bit pull-high option). the pb0 and pb1 are pin-shared with the bz and bz ,re - spectively. once the pb0 or pb1 is selected as buzzer out - put, the output signals come from an internal pfd generator (shared with timer/event counter 0). pd0~pd7 i/o pull-high* bidirectional i/o lines. software instructions determine the cmos output or schmitt trigger input with pull-high resis - tor (determined by 1-bit pull-high option). vss negative power supply, ground pg0/int i/o pull-high* bidirectional i/o lines. software instructions determine the cmos output or schmitt trigger input with pull-high resis - tor (determined by 1-bit pull-high option). this external in - terrupt input is pin-shared with pg0. the external interrupt input is activated on a high to low transition. tmr0 i timer/event counter 0 schmitt trigger input (without pull-high resistor) pc0~pc7 i/o pull-high* bidirectional i/o lines. software instructions determine the cmos output or schmitt trigger input with pull-high resis- tor (determined by 1-bit pull-high option). tmr1 i timer/event counter 1 schmitt trigger input (without pull-high resistor) res i schmitt trigger reset input. active low vdd positive power supply HT48R50A-1 4 december 19, 2000 pin name i/o rom code option description osc1/pg1 osc2/pg2 i o pull-high* crystal or rc or int. rc+i/o or int. rc+rtc osc1, osc2 are connected to an rc network or crystal (determined by rom code option) for the internal system clock. in the case of rc operation, osc2 is the output termi - nal for 1/4 system clock. these two pins can also be optioned as an rtc oscillator (32768hz) or i/o lines. in these two cases, the system clock comes from an internal rc oscillator whose frequency has 4 options (3.2mhz, 1.6mhz, 800khz, 400khz). if the i/o option is selected, the pull-high options can also be enabled or disabled. otherwise the pg1 and pg2 are used as internal registers (pull-high resistors are always disabled). note: * the pull-high resistors of each i/o port (pa, pb, pc, , pg) are controlled by a rom code options. cmos or schmitt trigger option of port a is controlled by a rom code option. absolute maximum ratings supply voltage ...............v ss 0.3v to v ss +5.5v storage temperature................. 50 cto125 c input voltage .................v ss 0.3v to v dd +0.3v operating temperature .............. 40 cto85 c note: these are stress ratings only. stresses exceeding the range specified under "absolute maxi - mum ratings" may cause substantial damage to the device. functional operation of this device at other conditions beyond those listed in the specification is not implied and prolonged expo- sure to extreme conditions may affect device reliability. d.c. characteristics ta=25 c symbol parameter test conditions min. typ. max. unit v dd conditions v dd1 operating voltage f sys =4mhz 3.3 5.5 v v dd2 operating voltage f sys =8mhz 4.5 5.5 v i dd1 operating current (crystal osc) 3.3v no load, f sys =4mhz 12ma 5v 35ma i dd2 operating current (rc osc) 3.3v no load, f sys =4mhz 12ma 5v 35ma i dd3 operating current (crystal osc) 5v no load, f sys =8mhz 48ma HT48R50A-1 5 december 19, 2000 symbol parameter test conditions min. typ. max. unit v dd conditions i stb1 standby current (wdt enabled rtc off) 3.3v no load, system halt 5 a 5v 10 a i stb2 standby current (wdt disabled rtc off) 3.3v no load, system halt 1 a 5v 2 a i stb3 standby current (wdt disabled, rtc on) 3.3v no load, system halt 5 a 5v 10 a v il1 input low voltage for i/o ports 0 0.2v dd v v ih1 input high voltage for i/o ports 0.8v dd v dd v v il2 input low voltage (res ) 0 0.4v dd v v ih2 input high voltage (res ) 0.9v dd v dd v i ol i/o port sink current 3.3v v ol = 48 ma 5v v ol =0.1v dd 10 20 ma i oh i/o port source current 3.3v v oh =0.9v dd 2 4 ma 5v v oh =0.9v dd 5 10 ma r ph pull-high resistance 3v 40 60 80 k 5v 10 30 50 k v lvr low voltage reset 3.3v option 3.0 3.3 3.6 v HT48R50A-1 6 december 19, 2000 a.c. characteristics ta=25 c symbol parameter test conditions min. typ. max. unit v dd conditions f sys1 system clock (crystal osc) 3.3v 400 4000 khz 5v 400 8000 khz f sys2 system clock (rc osc) 3.3v 400 4000 khz 5v 400 8000 khz f sys3 system clock (internal rc) 3.3v 3.2mhz option 1600 2500 3500 khz 5v 2000 3200 4500 khz f timer timer i/p frequency (tmr0/tmr1) 3.3v 0 4000 khz 5v 0 8000 khz t wdtosc watchdog oscillator 3.3v 43 86 168 s 5v 36 72 144 s t wdt1 watchdog time-out period (wdt osc) 3.3v without wdt prescaler 11 22 43 ms 5v 9 18 37 ms t wdt2 watchdog time-out period (system clock) without wdt prescaler 1024 t sys t wdt3 watchdog time-out period (rtc osc) without wdt prescaler 7.812 ms t res external reset low pulse width 1 s t sst system start-up timer period power-up, reset or wake-up from halt 1024 t sys t int interrupt pulse width 1 s HT48R50A-1 7 december 19, 2000 functional description HT48R50A-1 8 december 19, 2000 execution flow the system clock for the microcontroller is de - rived from either a crystal or an rc oscillator. the system clock is internally divided into four non-overlapping clocks. one instruction cycle consists of four system clock cycles. instruction fetching and execution are pipelined in such a way that a fetch takes an in - struction cycle while decoding and execution takes the next instruction cycle. however, the pipelining scheme causes each instruction to ef - fectively execute in a cycle. if an instruction changes the program counter, two cycles are re - quired to complete the instruction. program counter pc the program counter (pc) controls the se - quence in which the instructions stored in the program rom are executed and its contents specify a full range of program memory. after accessing a program memory word to fetch an instruction code, the contents of the program counter are incremented by one. the program counter then points to the memory word contain- ing the next instruction code. when executing a jump instruction, conditional skip execution, loading pcl register, subrou- tine call or return from subroutine, initial reset, internal interrupt, external interrupt or return from interrupts, the pc manipulates the pro- gram transfer by loading the address corre - sponding to each instruction. the conditional skip is activated by instruc - tions. once the condition is met, the next in - struction, fetched during the current instruction execution, is discarded and a dummy cycle replaces it to get the proper in - struction. otherwise proceed to the next in - struction. the lower byte of the program counter (pcl) is a readable and writeable register (06h). moving data into the pcl performs a short jump. the destination will be within the cur - rent program rom page. when a control transfer takes place, an addi - tional dummy cycle is required. program memory rom the program memory is used to store the pro - gram instructions which are to be executed. it also contains data, table, and interrupt entries, and is organized into 4096 15 bits, addressed by the program counter and table pointer. certain locations in the program memory are reserved for special usage: location 000h this area is reserved for program initializa- tion. after chip reset, the program always be- gins execution at location 000h. 4 + 4 + 4 + 6 ! ) * *7 8 9 !* *7 : 8 6 ! ) * *7 ; 8 9 !* *7 8 6 ! ) * *7 ; 8 9 !* *7 ; 8 ; ; &! * < *7 * &8 execution flow HT48R50A-1 9 december 19, 2000 location 004h this area is reserved for the external inter - rupt service program. if the int input pin is activated, the interrupt is enabled and the stack is not full, the program begins execution at location 004h. location 008h this area is reserved for the timer/event coun - ter 0 interrupt service program. if a timer inter - rupt results from a timer/event counter 0 overflow, and if the interrupt is enabled and the stack is not full, the program begins execution at location 008h . location 00ch this location is reserved for the timer/event counter 1 interrupt service program. if a timer interrupt results from a timer/event counter 1 overflow, and the interrupt is en - abled and the stack is not full, the program begins execution at location 00ch. table location any location in the program memory can be used as look-up tables. the instructions "tabrdc [m]" (the current page, 1 page=256 words) and "tabrdl [m]" (the last page) transfer the contents of the lower-order byte to the specified data memory, and the higher-order byte to tblh (08h). only the mode program counter *11 *10 *9 *8 *7 *6 *5 *4 *3 *2 *1 *0 initial reset 000000000000 external interrupt 000000000100 timer/event counter 0 overflow 000000001000 timer/event counter 1 overflow 000000001100 skip pc+2 loading pcl *11 *10 *9 *8 @7 @6 @5 @4 @3 @2 @1 @0 jump, call branch #11 #10 #9 #8 #7 #6 #5 #4 #3 #2 #1 #0 return from subroutine s11 s10 s9 s8 s7 s6 s5 s4 s3 s2 s1 s0 program counter note: *11~*0: program counter bits s11~s0: stack register bits #11~#0: instruction code bits @7~@0: pcl bits 3*=#! 666> 66> & ?#* #!##@!# * 9 ! * ! " !* = !# # ? !* !* ! "!* = !# * ( <: "*=*7 32*a '8 ( <: "*=*7 32*a '8 !b* * * **! *6 > > 1> +> > # ? !* !* ! "!* = !# * program memory HT48R50A-1 10 december 19, 2000 instruction table location *11 *10 *9 *8 *7 *6 *5 *4 *3 *2 *1 *0 tabrdc [m] p11 p10 p9 p8 @7 @6 @5 @4 @3 @2 @1 @0 tabrdl [m] 1 1 1 1 @7 @6 @5 @4 @3 @2 @1 @0 table location note: *11~*0: table location bits p11~p8: current program counter bits @7~@0: table pointer bits destination of the lower-order byte in the ta - ble is well-defined, the other bits of the table word are transferred to the lower portion of tblh, and the remaining 1-bit words are read as "0". the table higher-order byte reg - ister (tblh) is read only. the table pointer (tblp) is a read/write register (07h), which indicates the table location. before accessing the table, the location must be placed in the tblp. the tblh is read only and cannot be restored. if the main routine and the isr (in - terrupt service routine) both employ the ta - ble read instruction, the contents of the tblh in the main routine are likely to be changed by the table read instruction used in the isr. errors can occur. in other words, us - ing the table read instruction in the main rou - tine and the isr simultaneously should be avoided. however, if the table read instruc - tion has to be applied in both the main routine and the isr, the interrupt is supposed to be disabled prior to the table read instruction. it will not be enabled until the tblh has been backed up. all table related instructions re - quire two cycles to complete the operation. these areas may function as normal program memory depending upon the requirements. stack register stack this is a special part of the memory which is used to save the contents of the program coun- ter (pc) only. the stack is organized into 6 lev- els and is neither part of the data nor part of the program space, and is neither readable nor writeable. the activated level is indexed by the stack pointer (sp) and is neither readable nor writeable. at a subroutine call or interrupt ac - knowledge signal, the contents of the program counter are pushed onto the stack. at the end of a subroutine or an interrupt routine, signaled by a return instruction (ret or reti), the pro - gram counter is restored to its previous value from the stack. after a chip reset, the sp will point to the top of the stack. if the stack is full and a non-masked interrupt takes place, the interrupt request flag will be recorded but the acknowledge signal will be in - hibited. when the stack pointer is decremented (by ret or reti), the interrupt will be ser - viced. this feature prevents stack overflow al - lowing the programmer to use the structure more easily. in a similar case, if the stack is full and a "call" is subsequently executed, stack overflow occurs and the first entry will be lost (only the most recent 6 return addresses are stored). data memory ram the data memory is designed with 186 8 bits. the data memory is divided into two func- tional groups: special function registers and general purpose data memory (160 8). most are read/write, but some are read only. the special function registers include the indi- rect addressing registers (r0;00h, r1;02h), timer/event counter 0 (tmr0;0dh), timer/event counter 0 control register HT48R50A-1 11 december 19, 2000 (tmr0c;0eh), timer/event counter 1 higher order byte register (tmr1h;0fh), timer/event counter 1 lower order byte register (tmr1l;10h), timer/event counter 1 control register (tmr1c;11h), program counter lower-order byte register (pcl;06h), memory pointer registers (mp0;01h, mp1;03h), accu - mulator (acc;05h), table pointer (tblp;07h), table higher-order byte register (tblh;08h), status register (status;0ah), interrupt control register (intc;0bh), watch - dog timer option setting register (wdts;09h), i/o registers (pa;12h, pb;14h, pc;16h, pd;18h, pg;1eh) and i/o control registers (pac;13h, pbc;15h, pcc;17h, pdc;19h, pgc;1fh). the remaining space be - fore the 60h is reserved for future expanded usage and reading these locations will get "00h". the general purpose data memory, ad - dressed from 60h to ffh, is used for data and control information under instruction com - mands. all of the data memory areas can handle arith - metic, logic, increment, decrement and rotate operations directly. except for some dedicated bits, each bit in the data memory can be set and reset by "set [m].i" and "clr [m].i". they are also indirectly accessible through memory pointer registers (mp0 or mp1). indirect addressing register location 00h and 02h are indirect addressing registers that are not physically implemented. any read/write operation of [00h] ([02h]) will access data memory pointed to by mp0 (mp1). reading location 00h (02h) itself indirectly will return the result 00h. writing indirectly results in no operation. the memory pointer registers (mp0 and mp1) are 8-bit registers. * " $$* 7 2*/ &!8 "#* " $$* > > > 4> +> 3> 2> .> 1> 5> $ > / > > > > 6> > > > 4> +> 3> 2> .> 1> 5> $ > / > > > > 6> 66> b* ' '**cc 36> 2> > '#!*$ ''# * #!* '#!*$ ''# * #!* $ ( /( /(> , $ > ( $ $ / / ram mapping HT48R50A-1 12 december 19, 2000 accumulator the accumulator is closely related to alu oper - ations. it is also mapped to location 05h of the data memory and can carry out immediate data operations. the data movement between two data memory locations must pass through the accumulator. arithmetic and logic unit alu this circuit performs 8-bit arithmetic and logic operations. the alu provides the following func - tions: arithmetic operations (add, adc, sub, sbc, daa) logic operations (and, or, xor, cpl) rotation (rl, rr, rlc, rrc) increment and decrement (inc, dec) branch decision (sz, snz, siz, sdz ....) the alu not only saves the results of a data op - eration but also changes the status register. status register status this 8-bit register (0ah) contains the zero flag (z), carry flag (c), auxiliary carry flag (ac), overflow flag (ov), power down flag (pd), and watchdog time-out flag (to). it also records the status information and controls the operation sequence. with the exception of the to and pd flags, bits in the status register can be altered by instructions like most other registers. any data written into the status register will not change the to or pd flag. in addition opera - tions related to the status register may give different results from those intended. the to flag can be affected only by system power-up, a wdt time-out or executing the "clr wdt" or "halt" instruction. the pd flag can be affected only by executing the "halt" or "clr wdt" instruction or during a system power-up. the z, ov, ac and c flags generally reflect the status of the latest operations. in addition, on entering the interrupt sequence or executing the subroutine call, the status reg - ister will not be pushed onto the stack automat - ically. if the contents of the status are important and if the subroutine can corrupt the status register, precautions must be taken to save it properly. labels bits function c0 c is set if the operation results in a carry during an addition operation or if a bor- row does not take place during a subtraction operation; otherwise c is cleared. c is also affected by a rotate through carry instruction. ac 1 ac is set if the operation results in a carry out of the low nibbles in addition or no borrow from the high nibble into the low nibble in subtraction; otherwise ac is cleared. z2 z is set if the result of an arithmetic or logic operation is zero; otherwise z is cleared. ov 3 ov is set if the operation results in a carry into the highest-order bit but not a carry out of the highest-order bit, or vice versa; otherwise ov is cleared. pd 4 pd is cleared by system power-up or executing the "clr wdt" instruction. pd is set by executing the "halt" instruction. to 5 to is cleared by system power-up or executing the "clr wdt" or "halt" in - struction. to is set by a wdt time-out. 6 undefined, read as "0" 7 undefined, read as "0" status register HT48R50A-1 13 december 19, 2000 interrupt the device provides an external interrupt and internal timer/event counter interrupts. the interrupt control register (intc;0bh) con - tains the interrupt control bits to set the en - able/disable and the interrupt request flags. once an interrupt subroutine is serviced, all the other interrupts will be blocked (by clearing the emi bit). this scheme may prevent any fur - ther interrupt nesting. other interrupt re - quests may occur during this interval but only the interrupt request flag is recorded. if a cer - tain interrupt requires servicing within the ser - vice routine, the emi bit and the corresponding bit of the intc may be set to allow interrupt nesting. if the stack is full, the interrupt request will not be acknowledged, even if the related in - terrupt is enabled, until the sp is decremented. if immediate service is desired, the stack must be prevented from becoming full. all these kinds of interrupts have a wake-up ca - pability. as an interrupt is serviced, a control transfer occurs by pushing the program counter onto the stack, followed by a branch to a sub - routine at specified location in the program memory. only the program counter is pushed onto the stack. if the contents of the register or status register (status) are altered by the in - terrupt service program which corrupts the de - sired control sequence, the contents should be saved in advance. external interrupts are triggered by a high to low transition of the int and the related inter - rupt request flag (eif; bit 4 of intc) will be set. when the interrupt is enabled, the stack is not full and the external interrupt is active, a sub - routine call to location 04h will occur. the in - terrupt request flag (eif) and emi bits will be cleared to disable other interrupts. the internal timer/event counter 0 interrupt is initialized by setting the timer/event counter 0 interrupt request flag (t0f; bit 5 of intc), caused by a timer 0 overflow. when the inter - rupt is enabled, the stack is not full and the t0f bit is set, a subroutine call to location 08h will occur. the related interrupt request flag (t0f) will be reset and the emi bit cleared to disable further interrupts. the internal timer/even counter 1 interrupt is initialized by setting the timer/event counter 1 interrupt request flag (t1f;bit 6 of intc), caused by a timer 1 overflow. when the inter- register bit no. label function intc (0bh) 0 emi controls the master (global) interrupt (1= enabled; 0= disabled) 1 eei controls the external interrupt (1= enabled; 0= disabled) 2 et0i controls the timer/event counter 0 interrupt (1= enabled; 0= disabled) 3 et1i controls the timer/event counter 1 interrupt (1= enabled; 0= disabled) 4 eif external interrupt request flag (1= active; 0= inactive) 5 t0f internal timer/event counter 0 request flag (1= active; 0= inactive) 6 t1f internal timer/event counter 1 request flag (1= active; 0= inactive) 7 unused bit, read as "0" intc register HT48R50A-1 14 december 19, 2000 rupt is enabled, the stack is not full and the t1f is set, a subroutine call to location 0ch will oc - cur. the related interrupt request flag (t1f) will be reset and the emi bit cleared to disable further interrupts. during the execution of an interrupt subroutine, other interrupt acknowledge signals are held until the "reti" instruction is executed or the emi bit and the related interrupt control bit are set to 1 (if the stack is not full). to return from the interrupt subroutine, "ret" or "reti" may be invoked. reti will set the emi bit to enable an interrupt service, but ret will not. interrupts, occurring in the interval between the rising edges of two consecutive t2 pulses, will be serviced on the latter of the two t2 pulses, if the corresponding interrupts are en - abled. in the case of simultaneous requests the following table shows the priority that is ap - plied. these can be masked by resetting the emi bit. no. interrupt source priority vector a external interrupt 1 04h b timer/event counter 0 overflow 2 08h c timer/event counter 1 overflow 3 0ch the timer/event counter 0/1 interrupt request flag (t0f/t1f), external interrupt request flag (eif), enable timer/event counter 0/1 interrupt bit (et0i/et1i), enable external interrupt bit (eei) and enable master interrupt bit (emi) constitute an interrupt control register (intc) which is located at 0bh in the data memory. emi, eei, et0i and et1i are used to control the enabling/disabling of interrupts. these bits prevent the requested interrupt from being ser - viced. once the interrupt request flags (t0f, t1f, eif) are set, they will remain in the intc register until the interrupts are serviced or cleared by a software instruction. it is recommended that a program does not use the "call subroutine" within the inter - rupt subroutine. interrupts often occur in an unpredictable manner or need to be serviced immediately in some applications. if only one stack is left and enabling the interrupt is not well con trolled, the original control sequence will be damaged once the "call" operates in the in - terrupt subroutine. oscillator configuration there are 3 oscillator circuits in the microcontroller. all of them are designed for system clocks, namely the external rc oscillator, the external crystal oscillator and the internal rc oscillator, which are determined by rom code option. no matter what oscillator type is se- lected, the signal provides the system clock. the halt mode stops the system oscillator and ignores an external signal to conserve power. &! * <+ 1:=#!* ! , * .:=#!* ! 1:! : * , *# : ! , -, ' "!# ! , * watchdog timer &!* #! 7 '*4 .21> @8 * # ! * " * # + +."6 system oscillator HT48R50A-1 15 december 19, 2000 if an rc oscillator is used, an external resistor between osc1 and vdd is required and the resistance must range from 51k to 1m . the system clock, divided by 4, is available on osc2, which can be used to synchronize exter - nal logic. the rc oscillator provides the most cost effective solution. however, the frequency of oscillation may vary with vdd, tempera - tures and the chip itself due to process varia - tions. it is, therefore, not suitable for timing sensitive operations where an accurate oscilla - tor frequency is desired. if the crystal oscillator is used, a crystal across osc1 and osc2 is needed to provide the feed - back and phase shift required for the oscillator. no other external components are required. in stead of a crystal, a resonator can also be con - nected between osc1 and osc2 to get a fre - quency reference, but two external capacitors in osc1 and osc2 are required. if the internal rc oscillator is used, the osc1 and osc2 can be selected as general i/o lines or an 32768hz crystal oscillator (rtc osc). also, the frequen - cies of the internal rc oscillator can be 3.2mhz, 1.6mhz, 800khz and 400khz (de - pends on the options). the wdt oscillator is a free running on-chip rc oscillator, and no external components are re- quired. even if the system enters the power down mode, the system clock is stopped, but the wdt oscillator still works within a period of approxi- mately 72 s. the wdt oscillator can be disabled by rom code option to conserve power. watchdog timer wdt the wdt clock source is implemented by a ded - icated rc oscillator (wdt oscillator), rtc clock or instruction clock (system clock divided by 4), determines the rom code option. this timer is designed to prevent a software mal - function or sequence from jumping to an un - known location with unpredictable results. the watchdog timer can be disabled by rom code option. if the watchdog timer is disabled, all the executions related to the wdt result in no operation. the rtc clock is enabled only in the internal rc+rtc mode. once the internal wdt oscillator (rc oscillator with a period of 72 s/5v normally) is selected, it is first divided by 256 (8-stage) to get the nomi - nal time-out period of 18.6ms/5v. this time-out period may vary with temperatures, vdd and process variations. by invoking the wdt prescaler, longer time-out periods can be real - ized. writing data to ws2, ws1, ws0 (bit 2,1,0 of the wdts) can give different time-out periods. if ws2, ws1, and ws0 are all equal to 1, the divi - sion ratio is up to 1:128, and the maximum time-out period is 2.4s/5v seconds. if the wdt os - cillator is disabled, the wdt clock may still come from the instruction clock and operates in the same manner except that in the halt state the wdt may stop counting and lose its protecting purpose. in this situation the logic can only be re - started by external logic. the high nibble and bit 3 of the wdts are reserved for user's defined flags, which can be used to indicate some speci - fied status. if the device operates in a noisy environment, us - ing the on-chip rc oscillator (wdt osc) or 32khz crystal oscillator (rtc osc) is strongly recommended, since the halt will stop the sys - tem clock. ws2 ws1 ws0 division ratio 000 1:1 001 1:2 010 1:4 011 1:8 1 0 0 1:16 1 0 1 1:32 1 1 0 1:64 1 1 1 1:128 wdts register the wdt overflow under normal operation will initialize "chip reset" and set the status bit "to". but in the halt mode, the overflow will initialize a warm reset and only the pc and sp are reset to zero. to clear the contents of wdt (including the wdt prescaler), three methods are adopted; external reset (a low level to res ), software instruction and a "halt" in - struction. the software instruction include "clr wdt" and the other set "clr wdt1" and "clr wdt2". of these two types of instruc - HT48R50A-1 16 december 19, 2000 tion, only one can be active depending on the rom code option "clr wdt times selection option". if the "clr wdt" is selected (i.e. clrwdt times equal one), any execution of the "clr wdt" instruction will clear the wdt. in the case that "clr wdt1" and "clr wdt2" are chosen (i.e. clrwdt times equal two), these two instructions must be executed to clear the wdt; otherwise, the wdt may reset the chip as a result of time-out. power down operation halt the halt mode is initialized by the "halt" in - struction and results in the following... the system oscillator will be turned off but the wdt oscillator remains running (if the wdt oscillator is selected). the contents of the on chip ram and regis - ters remain unchanged. wdt and wdt prescaler will be cleared and recounted again (if the wdt clock is from the wdt oscillator). all of the i/o ports maintain their original sta - tus. the pd flag is set and the to flag is cleared. the system can leave the halt mode by means of an external reset, an interrupt, an external falling edge signal on port a or a wdt overflow. an external reset causes a device initialization and the wdt overflow performs a "warm re- set". after the to and pd flags are examined, the reason for chip reset can be determined. the pd flag is cleared by system power-up or executing the "clr wdt" instruction and is set when executing the "halt" instruction. the to flag is set if the wdt time-out occurs, and causes a wake-up that only resets the pc and sp; the others remain in their original status. the port a wake-up and interrupt methods can be considered as a continuation of normal exe - cution. each bit in port a can be independently selected to wake up the device by mask option. awakening from an i/o port stimulus, the pro - gram will resume execution of the next instruc - tion. if it awakens from an interrupt, two sequence may occur. if the related interrupt is disabled or the interrupt is enabled but the stack is full, the program will resume execution at the next instruction. if the interrupt is en - abled and the stack is not full, the regular inter - rupt response takes place. if an interrupt request flag is set to "1" before entering the halt mode, the wake-up function of the re - lated interrupt will be disabled. once a wake-up event occurs, it takes 1024 t sys (sys - tem clock period) to resume normal operation. in other words, a dummy period will be inserted after a wake-up. if the wake-up results from an interrupt acknowledge signal, the actual inter - rupt subroutine execution will be delayed by one or more cycles. if the wake-up results in the next instruction execution, this will be executed immediately after the dummy period is fin - ished. to minimize power consumption, all the i/o pins should be carefully managed before enter - ing the halt status. the rtc oscillator still runs in the halt mode (if the rtc oscillator is enabled). reset there are three ways in which a reset can occur: res reset during normal operation res reset during halt wdt time-out reset during normal operation the wdt time-out during halt is different from other chip reset conditions, since it can perform a "warm reset" that resets only the pc and sp, leaving the other circuits in their origi- nal state. some registers remain unchanged during other reset conditions. most registers are reset to the initial condition when the re- set conditions are met. by examining the pd and to flags, the program can distinguish be- tween different "chip resets". to pd reset conditions 0 0 res reset during power-up u u res reset during normal operation 0 1 res wake-up halt 1u wdt time-out during normal operation 1 1 wdt wake-up halt note: "u" stands for "unchanged" HT48R50A-1 17 december 19, 2000 to guarantee that the system oscillator is started and stabilized, the sst (system start-up timer) provides an extra-delay of 1024 system clock pulses when the system reset (power-up, wdt time-out or res reset) or the system awakes from the halt state. when a system reset occurs, the sst delay is added during the reset period. any wake-up from halt will enable the sst delay. the functional unit chip reset status are shown below. pc 000h interrupt disable prescaler clear wdt clear. after master reset, wdt begins counting timer/event counter off input/output ports input mode sp points to the top of the stack reset circuit , * ! , >$( ' ! &! * ! :=#!* #"" ! reset configuration ! *# : ! )#"** ! reset timing chart HT48R50A-1 18 december 19, 2000 the states of the registers is summarized in the table. register reset (power on) wdt time-out (normal operation) res reset (normal operation) res reset (halt) wdt time-out (halt)* tmr0 xxxx xxxx uuuu uuuu uuuu uuuu uuuu uuuu uuuu uuuu tmr0c 00-0 1000 00-0 1000 00-0 1000 00-0 1000 uu-u uuuu tmr1h xxxx xxxx uuuu uuuu uuuu uuuu uuuu uuuu uuuu uuuu tmr1l xxxx xxxx uuuu uuuu uuuu uuuu uuuu uuuu uuuu uuuu tmr1c 00-0 1--- 00-0 1--- 00-0 1--- 00-0 1--- uu-u u--- program counter 000h 000h 000h 000h 000h mp0 xxxx xxxx uuuu uuuu uuuu uuuu uuuu uuuu uuuu uuuu mp1 xxxx xxxx uuuu uuuu uuuu uuuu uuuu uuuu uuuu uuuu acc xxxx xxxx uuuu uuuu uuuu uuuu uuuu uuuu uuuu uuuu tblp xxxx xxxx uuuu uuuu uuuu uuuu uuuu uuuu uuuu uuuu tblh -xxx xxxx -uuu uuuu -uuu uuuu -uuu uuuu -uuu uuuu status --00 xxxx --1u uuuu --uu uuuu --01 uuuu --11 uuuu intc -000 0000 -000 0000 -000 0000 -000 0000 -uuu uuuu wdts 0000 0111 0000 0111 0000 0111 0000 0111 uuuu uuuu pa 1111 1111 1111 1111 1111 1111 1111 1111 uuuu uuuu pac 1111 1111 1111 1111 1111 1111 1111 1111 uuuu uuuu pb 1111 1111 1111 1111 1111 1111 1111 1111 uuuu uuuu pbc 1111 1111 1111 1111 1111 1111 1111 1111 uuuu uuuu pc 1111 1111 1111 1111 1111 1111 1111 1111 uuuu uuuu pcc 1111 1111 1111 1111 1111 1111 1111 1111 uuuu uuuu pd 1111 1111 1111 1111 1111 1111 1111 1111 uuuu uuuu pdc 1111 1111 1111 1111 1111 1111 1111 1111 uuuu uuuu pg ---- -111 ---- -111 ---- -111 ---- -111 ---- -uuu pgc ---- -111 ---- -111 ---- -111 ---- -111 ---- -uuu note: "*" stands for "warm reset" "u" stands for "unchanged" "x" stands for "unknown" HT48R50A-1 19 december 19, 2000 timer/event counter two timer/event counters (tmr0, tmr1) are implemented in the microcontroller. the timer/event counter 0 contains an 8-bit pro - grammable count-up counter and the clock may come from an external source or from the system clock or rtc. the timer/event counter 1 contains an 16-bit programmable count-up counter and the clock may come from an external source or from the system clock divided by 4 or rtc. using the internal clock sources, there are 2 reference time-bases for timer/event counter 0. the internal clock source can be selected as coming from f sys (can always be optioned) or f rtc (enabled only system oscillator in the int. rc+rtc mode) by rom code option. the exter - nal clock input allows the user to count external events, measure time intervals or pulse widths, label (tmr0c) bits function psc0~psc2 0~2 to define the prescaler stages, psc2, psc1, psc0= 000: f int =f sys /2 or f rtc /2 001: f int =f sys /4 or f rtc /4 010: f int =f sys /8 or f rtc /8 011: f int =f sys /16 or f rtc /16 100: f int =f sys /32 or f rtc /32 101: f int =f sys /64 or f rtc /64 110: f int =f sys /128 or f rtc /128 111: f int =f sys /256 or f rtc /256 te 3 to define the tmr0 active edge of timer/event counter 0 (0=active on low to high; 1=active on high to low) ton 4 to enable/disable timer 0 counting (0=disabled; 1=enabled) 5 unused bit, read as"0" tm0 tm1 6 7 to define the operating mode 01=event count mode (external clock) 10=timer mode (internal clock) 11=pulse width measurement mode 00=unused tmr0c register *, #'!) ! '* ! # ? !* !* '* #! # ? ! !* !*/ ' ? a ! * ! " ! /0 /0 1:! *" 1: * - * ' "!# 7 - 3 2 8 timer/event counter 0 HT48R50A-1 20 december 19, 2000 or to generate an accurate time base and pfd signals. using the internal clock sources, there are 2 reference time-bases for timer/event counter 1. the internal clock source can be selected as coming from f sys /4 (can always be optioned) or f rtc (enable only the system oscillator in the int. rc+rtc mode) by rom code option. the external clock input allows the user to count ex - ternal events, measure time intervals or pulse widths or to generate an accurate time base. there are 2 registers related to the timer/event counter 0; tmr0 ([0dh]), tmr0c ([0eh]). two physical registers are mapped to tmr0 location; writing tmr0 makes the starting value be placed in the timer/event counter 0 preload register and reading tmr0 gets the contents of the timer/event counter 0. the tmr0c is a timer/event counter control register, which defines some options. there are 3 registers related to timer/event counter 1; tmr1h (0fh), tmr1l (10h), tmr1c (11h). writing tmr1l will only put the written data to an internal lower-order byte buffer (8 bits) and writing tmr1h will transfer the specified data and the contents of the lower-order byte buffer to tmr1h and tmr1l preload registers, respectively. the timer/event counter 1 preload register is changed by each writing tmr1h operations. reading tmr1h will latch the contents of tmr1h and tmr1l counters to the destination and the lower-order byte buffer, respectively. reading the tmr1l will read the contents of the lower-order byte buffer. the tmr1c is the timer/event counter 1 control register, which defines the operating mode, counting enable or disable and active edge. the tm0, tm1 bits define the operating mode. the event count mode is used to count external events, which means the clock source comes from an external (tmr0/tmr1) pin. the timer mode functions as a normal timer with the clock source coming from the f int clock/instruc - tion clock or rtc clock (timer0/timer1). the pulse width measurement mode can be used to count the high or low level duration of the external signal (tmr0/tmr1). the counting is based on the f int clock/instruction clock or rtc clock (timer0/timer1). in the event count or timer mode, once the timer/event counter 0/1 starts counting, it will count from the current contents in the timer/event counter 0/1 to ffh or ffffh. once overflow occurs, the counter is reloaded from the timer/event counter 0/1 preload register and gen - erates the interrupt request flag (t0f/t1f; bit 5/6 of intc) at the same time. in the pulse width measurement mode with the ton and te bits equal to one, once the tmr0/tmr1 has received a transient from low to high (or high to low if the te bits is "0") it will start counting until the tmr0/tmr1 returns to the original level and resets the ton. the mea - sured result will remain in the timer/event counter 0/1 even if the activated transient oc - curs again. in other words, only one cycle mea - surement can be done. until setting the ton, the cycle measurement will function again as long as it receives further transient pulse. note that, in this operating mode, the timer/event counter 0/1 starts counting not according to the logic level but according to the transient edges. in the case of counter overflows, the counter 0/1 is reloaded from the timer/event counter 0/1 preload register and issues the interrupt re- quest just like the other two modes. to enable the counting operation, the timer on bit (ton; bit 4 of tmr0c/tmr1c) should be set to 1. in the pulse width measurement mode, the ton will be cleared automatically after the mea- surement cycle is completed. but in the other two modes the ton can only be reset by in- structions. the overflow of the timer/event counter 0/1 is one of the wake-up sources. no matter what the operation mode is, writing a 0 to et0i/et1i can disable the corresponding in - terrupt services. in the case of timer/event counter 0/1 off con - dition, writing data to the timer/event counter 0/1 preload register will also reload that data to the timer/event counter 0/1. but if the timer/event counter 0/1 is turned on, data writ - ten to it will only be kept in the timer/event counter 0/1 preload register. the timer/event counter 0/1 will still operate until overflow oc - curs (a timer/event counter 0/1 reloading will oc - HT48R50A-1 21 december 19, 2000 cur at the same time). when the timer/event counter 0/1 (reading tmr0/tmr1) is read, the clock will be blocked to avoid errors. as clock blocking may results in a counting error, this must be taken into consideration by the program - mer. the bit0~bit2 of the tmr0c can be used to de - fine the pre-scaling stages of the internal clock sources of timer/event counter 0. the defini - tions are as shown. the overflow signal of timer/event counter 0 can be used to generate pfd signals for buzzer driving. input/output ports there are 35 bidirectional input/output lines in the microcontroller, labeled from pa to pd and pg, which are mapped to the data memory of [12h], [14h], [16h], [18h] and [1eh] respec - tively. all of these i/o ports can be used for input and output operations. for input operation, these ports are non-latching, that is, the inputs must be ready at the t2 rising edge of instruction "mov a,[m]" (m=12h, 14h, 16h, 18h or 1eh). for out - put operation, all the data is latched and remains unchanged until the output latch is rewritten. each i/o line has its own control register (pac, pbc, pcc, pdc, pgc) to control the input/out - put configuration. with this control register, cmos output or schmitt trigger input with or without pull-high resistor structures can be re - configured dynamically (i.e. on-the-fly) under software control. to function as an input, the corresponding latch of the control register must write "1". the input source also depends on the control register. if the control register bit is "1", the input will read the pad state. if the control register bit is "0", the contents of the latches will move to the internal bus. the latter is pos - sible in the "read-modify-write" instruction. for output function, cmos is the only configu - ration. these control registers are mapped to locations 13h, 15h, 17h, 19h and 1fh. *, #'!) ! '* ! 2*/ #! # ? !* ! '* #! !*/ ' ? a ! * ! "! + * ' "!# 2*/ #! # ? !* ! 7 > (8 ( a */ &! / timer/event counter 1 label (tmr1c) bits function 0~2 unused bit, read as"0" te 3 to define the tmr1 active edge of timer/event counter 1 (0=active on low to high; 1=active on high to low) ton 4 to enable/disable timer 1 counting (0=disabled; 1=enabled) 5 unused bit, read as"0" tm0 tm1 6 7 to define the operating mode 01=event count mode (external clock) 10=timer mode (internal clock) 11=pulse width measurement mode 00=unused tmr1c register HT48R50A-1 22 december 19, 2000 after a chip reset, these input/output lines re - main at high levels or floating state (depending on the pull-high options). each bit of these in - put/output latches can be set or cleared by "set [m].i" and "clr [m].i" (m=12h, 14h, 16h, 18h or 1eh) instructions. some instructions first input data and then fol - low the output operations. for example, "set [m].i", "clr [m].i", "cpl [m]", "cpla [m]" read the entire port states into the cpu, execute the defined operations (bit-operation), and then write the results back to the latches or the accu - mulator. each line of port a has the capability of wak - ing-up the device. the highest 5-bit of port g are not physically implemented; on reading them a "0" is returned whereas writing then results in no-operation. see application note. there is a pull-high option available for all i/o lines (bit option). once the pull-high option of an i/o line is selected, the i/o line have pull-high resistor. otherwise, the pull-high re - sistor is absent. it should be noted that a non-pull-high i/o line operating in input mode will cause a floating state. the pb0 and pb1 are pin-shared with bz and bz signal, respectively. if the bz/bz option is selected, the output signal in output mode of pb0/pb1 will be the pfd signal generated by timer/event counter 0 overflow signal. the in - put mode always remain in its original func - tions. once the bz/bz option is selected, the buzzer output signals are controlled by the pb0 data register only. the i/o functions of pb0/pb1 are shown below. pb0i/o i i oooooooo pb1i/o i o i i iooooo pb0 mode x x c b b cbbbb pb1 mode x c x x x cccbb pb0 data x x d 0 1 d 0 0101 pb1 data x d x x x d 1 dd x x pb0 pad status i i d 0 b d 0 0b0b pb1 pad status i d i i i d 1 dd 0 b note: i input, o output, d, d 0 ,d 1 data, b buzzer option, bz or bz , x don't care c cmos output HT48R50A-1 23 december 19, 2000 the pg0 is pin-shared with int . in case of internal rc+i/o system oscillator, the pg1 and pg2 are pin-shared with osc1 and osc2 pins. once the internal rc+i/o mode is selected, the pg1 and pg2 can be used as general purpose i/o lines. otherwise, the pull-high resistors and i/o functions of pg1 and pg2 will be disabled. it is recommended that unused or not bonded out i/o lines should be set as output pins by software instruction to avoid consuming power under input floating state. low voltage reset lvr the microcontroller provides low voltage reset circuit in order to monitor the supply voltage of the device. if the supply voltage of the device is within the range 0.9v~v lvr such as changing a battery, the lvr will automatically reset the device internally. the lvr includes the following specifications: the low voltage (0.9v~v lvr ) has to remain in their original state to exceed 1ms. if the low voltage state does not exceed 1ms, the lvr will ignore it and do not perform a reset func - tion. the lvr uses the or function with the ex - ternal res signal to perform chip reset. the relationship between v dd and v lvr is shown below. note: v opr is the voltage range for proper chip operation at 4mhz system clock. 3d3 4d4 4d d5 ( 3d3 $-$. /-/. - . -. - 7 / e* / * & 8 -. * * * & &! *, <: " 7 $ * & 8 '* !* #! / 7/e*/ * &8 f % f/ f % f/ ! */ #! !*/ , #!* ! * #! )#"* ! '* ! * #! , #!* !* #! !*/#! g/ 0* * / * &e** g/ 0* * / * &e** ! g / *'!* #! * * '* & input/output ports HT48R50A-1 24 december 19, 2000 rom code option the following table shows all kinds of rom code option in the microcontroller. all of the rom code options must be defined to ensure proper system functioning. no. option 1 wdt clock source: wdtosc/f tid /rtcosc/disable 2 clrwdt instructions: 1 or 2 instructions 3 timer/event counter 0 clock sources: f sys or rtcosc 4 timer/event counter 1 clock sources: f sys /4 or rtcosc 5 pa wake-up (by bit) 6 pa cmos/schmitt input 7 pa, pb, pc, pd, pg pull-high enable/disable (by port) 8 bz/bz enable/disable 9 lvr enable/disable 10 system oscillator ext. rc, ext. crystal, int. rc+rtc or int. rc+pg1/pg2 11 int. rc frequency selection 3.2mhz, 1.6mhz, 800khz or 400khz 12 lock: unlock/lock 3d3 ( d5 !* # ! h h * " !# ! ( * !!* ! low voltage reset note: *1: to make sure that the system oscillator has stabilized, the sst provides an extra delay of 1024 system clock pulses before entering the normal operation. *2: since low voltage has to be maintained in its original state and exceed 1ms, therefore 1ms delay enters the reset mode. HT48R50A-1 25 december 19, 2000 prom programming and verification the program memory used in the microcontroller is arranged into a 4096 15 bits program memory and a 16 8 bits option mem - ory. the program code and option code are stored in the program and option memories. the programming of memories can be summa - rized in nine steps as described below: power on (v dd =6.25v) set vpp (res ) to 12.5v set cs (pa5) to low let pa3~pa0 (ad3~ad0) be the address and data bus and the pa4 (clk) be the clock input. the data on the ad3~ad0 pins will be clocked into or out of the microcontroller on the falling edge of pa4 (clk) for otp programming and verification. the address data contains the code address (12 bits) and two option bits. a complete write cycle will contain four clk cycles. the first cycle, bits 0~3 of the address are latched into the de - vice. the second and third cycles, bits 4~7 and bits 8~11 are latched respectively. the fourth cycle, bit 2 is the tsel option bit and bit 3 is the osel option bit. bits 2~3 in the third cycle and bits 0~1 in the fourth cycle are undefined. if the tsel is "1" and the osel is "0", the test memory will be read. if the tsel is "0" and the osel is "1", the option memory will be ac- cessed. if both the tsel and osel are "0", the program memory will be managed. the code data is 15 bits wide. a complete read/write cycle contains four clk cycles. in the first cycle, bits 0~3 of the code data are ac - cessed. in the second and third, bits 4~7 and bits 8~11 are accessed respectively. in the fourth cycle, bits 12~14 are accessed. bits 15 are undefined. during code verification, read - ing will return the result "0". select the tsel and osel to program and verify the program memory and option mem - ory. use the r/w (pa6) to select between pro - gramming or verification. the address is incremented by one automati - cally after a code verification cycle. if the dis - continued address programming or verification is accomplished, the automatic ad - dressing increment is disabled. for the discon - tinued address programming and verification, the cs pin must return to high level for a pro - gramming or verification cycle, that is, if a dis - continued address is managed, the programming or verification cycle must be in - terrupted and restarted as well. the related pins of otp programming and veri - fication are listed in the following table. pin name function description pa0 ad0 bit 0 of address/data bus pa1 ad1 bit 1 of address/data bus pa2 ad2 bit 2 of address/data bus pa3 ad3 bit 3 of address/data bus pa4 clk serial clock input for ad - dress and data pa5 cs chip select, active low pa6 r/w read/write control input res vpp programming the power supply the timing charts of programming and verifica- tion are as shown. there is a lock signal for code protection. if the lock is "1", reading the code will return the result "1". however, if the lock is "0", the code protection is disabled and the code can be read always until the lock is programmed as "1". HT48R50A-1 26 december 19, 2000 , (% $ $ $ $4 + 1 4 . 2 3 ( ( 4 . 2 3 + 1 5 + 4 + 1 3 5 4 2 4 . 4 *# # * ! !#& ## !# ## !# 5 + successive verification , (% $ $ $ $4 ## !# ## !# ## !# - - + - - + - - + non-successive verification HT48R50A-1 27 december 19, 2000 , (% $ $ $ $4 + 1 4 . 2 3 ( ( 4 . 2 3 + 1 5 4 + 1 3 5 4 2 4 . ! ! , ! ! > ! ( ! , ! ! ! ! , ## !# # 5 + + code programming and verification , (% $ $ $ $4 ## !# ## !# - - + - + - - + - + # # non-successive programming and verification HT48R50A-1 28 december 19, 2000 , (% $ $ e*$ e*$ 4*b*' i!* 4+32. id code verification application circuits HT48R50A-1 29 december 19, 2000 +."6 " *'# d 6 < d 6 d 6 < d 6 3 < - $-$. / -/. - . -. //0 / /0 $-$. / -/. - . -. //0 / /0 rc oscillator for multiple i/o applications crystal or ceramic resonator for multiple i/o applications internal rc oscillator for multiple i/o applications internal rc oscillator with rtc for multiple i/o applications d 6 < d 6 d 6 < d 6 4 .21> @ $-$. / -/. - . -. //0 / /0 $-$. / -/. - . -. //0 / /0 note: c1=c2=300pf if f sys <1mhz otherwise, c1=c2=0 note: the resistance and capacitance for reset circuit should be designed in such a way as to ensure that the vdd is stable and remains within a valid operating voltage range before bringing res to high. instruction set summary mnemonic description instruction cycle flag affected arithmetic add a,[m] addm a,[m] add a,x adc a,[m] adcm a,[m] sub a,x sub a,[m] subm a,[m] sbc a,[m] sbcm a,[m] daa [m] add data memory to acc add acc to data memory add immediate data to acc add data memory to acc with carry add acc to register with carry subtract immediate data from acc subtract data memory from acc subtract data memory from acc with result in data memory subtract data memory from acc with carry subtract data memory from acc with carry and result in data memory decimal adjust acc for addition with result in data memory 1 1 (1) 1 1 1 (1) 1 1 1 (1) 1 1(1) 1 (1) z,c,ac,ov z,c,ac,ov z,c,ac,ov z,c,ac,ov z,c,ac,ov z,c,ac,ov z,c,ac,ov z,c,ac,ov z,c,ac,ov z,c,ac,ov c logic operation and a,[m] or a,[m] xor a,[m] andm a,[m] orm a,[m] xorm a,[m] and a,x or a,x xor a,x cpl [m] cpla [m] and data memory to acc or data memory to acc exclusive-or data memory to acc and acc to data memory or acc to data memory exclusive-or acc to data memory and immediate data to acc or immediate data to acc exclusive-or immediate data to acc complement data memory complement data memory with result in acc 1 1 1 1 (1) 1 (1) 1 (1) 1 1 1 1 (1) 1 z z z z z z z z z z z increment & decrement inca [m] inc [m] deca [m] dec [m] increment data memory with result in acc increment data memory decrement data memory with result in acc decrement data memory 1 1 (1) 1 1 (1) z z z z HT48R50A-1 30 december 19, 2000 mnemonic description instruction cycle flag affected rotate rra [m] rr [m] rrca [m] rrc [m] rla [m] rl [m] rlca [m] rlc [m] rotate data memory right with result in acc rotate data memory right rotate data memory right through carry with result in acc rotate data memory right through carry rotate data memory left with result in acc rotate data memory left rotate data memory left through carry with result in acc rotate data memory left through carry 1 1 (1) 1 1 (1) 1 1 (1) 1 1 (1) none none c c none none c c data move mov a,[m] mov [m],a mov a,x move data memory to acc move acc to data memory move immediate data to acc 1 1 (1) 1 none none none bit operation clr [m].i set [m].i clear bit of data memory set bit of data memory 1 (1) 1 (1) none none branch jmp addr sz [m] sza [m] sz [m].i snz [m].i siz [m] sdz [m] siza [m] sdza [m] call addr ret ret a,x reti jump unconditionally skip if data memory is zero skip if data memory is zero with data movement to acc skip if bit i of data memory is zero skip if bit i of data memory is not zero skip if increment data memory is zero skip if decrement data memory is zero skip if increment data memory is zero with result in acc skip if decrement data memory is zero with result in acc subroutine call return from subroutine return from subroutine and load immediate data to acc return from interrupt 2 1 (2) 1 (2) 1 (2) 1 (2) 1 (3) 1 (3) 1 (2) 1 (2) 2 2 2 2 none none none none none none none none none none none none none HT48R50A-1 31 december 19, 2000 mnemonic description instruction cycle flag affected table read tabrdc [m] tabrdl [m] read rom code (current page) to data memory and tblh read rom code (last page) to data memory and tblh 2 (1) 2 (1) none none miscellaneous nop clr [m] set [m] clr wdt clr wdt1 clr wdt2 swap [m] swapa [m] halt no operation clear data memory set data memory clear watchdog timer pre-clear watchdog timer pre-clear watchdog timer swap nibbles of data memory swap nibbles of data memory with result in acc enter power down mode 1 1 (1) 1 (1) 1 1 1 1 (1) 1 1 none none none to,pd to (4) ,pd (4) to (4) ,pd (4) none none to,pd note: x: 8 bits immediate data m: data memory address a: accumulator i: 0~7 number of bits addr: program memory address : flag is affected : flag is not affected (1) : if a loading to the pcl register occurs, the execution cycle of instructions will be delayed for one more cycle (four system clocks). (2) : if a skipping to the next instruction occurs, the execution cycle of instructions will be de- layed for one more cycle (four system clocks). otherwise the original instruction cycle is un- changed. (3) : (1) and (2) (4) : the flags may be affected by the execution status. if the watchdog timer is cleared by executing the clr wdt1 or clr wdt2 instruction, the to is set and the pd is cleared. otherwise the to and pd flags remain unchanged. HT48R50A-1 32 december 19, 2000 instruction definition adc a,[m] add data memory and carry to the accumulator description the contents of the specified data memory, accumulator and the carry flag are added simultaneously, leaving the result in the accumulator. operation acc acc+[m]+c affected flag(s) tc2 tc1 to pd ov z ac c adcm a,[m] add the accumulator and carry to data memory description the contents of the specified data memory, accumulator and the carry flag are added simultaneously, leaving the result in the specified data memory. operation [m] acc+[m]+c affected flag(s) tc2 tc1 to pd ov z ac c add a,[m] add data memory to the accumulator description the contents of the specified data memory and the accumulator are added. the result is stored in the accumulator. operation acc acc+[m] affected flag(s) tc2 tc1 to pd ov z ac c add a,x add immediate data to the accumulator description the contents of the accumulator and the specified data are added, leaving the result in the accumulator. operation acc acc+x affected flag(s) tc2 tc1 to pd ov z ac c HT48R50A-1 33 december 19, 2000 addm a,[m] add the accumulator to the data memory description the contents of the specified data memory and the accumulator are added. the result is stored in the data memory. operation [m] acc+[m] affected flag(s) tc2 tc1 to pd ov z ac c and a,[m] logical and accumulator with data memory description data in the accumulator and the specified data memory perform a bitwise logical_and operation. the result is stored in the accumulator. operation acc acc "and" [m] affected flag(s) tc2 tc1 to pd ov z ac c and a,x logical and immediate data to the accumulator description data in the accumulator and the specified data perform a bitwise logi - cal_and operation. the result is stored in the accumulator. operation acc acc "and" x affected flag(s) tc2 tc1 to pd ov z ac c andm a,[m] logical and data memory with the accumulator description data in the specified data memory and the accumulator perform a bitwise logical_and operation. the result is stored in the data memory. operation [m] acc "and" [m] affected flag(s) tc2 tc1 to pd ov z ac c HT48R50A-1 34 december 19, 2000 call addr subroutine call description the instruction unconditionally calls a subroutine located at the indicated address. the program counter increments once to obtain the address of the next instruction, and pushes this onto the stack. the indicated address is then loaded. program execution continues with the instruction at this ad - dress. operation stack pc+1 pc addr affected flag(s) tc2 tc1 to pd ov z ac c clr [m] clear data memory description the contents of the specified data memory are cleared to 0. operation [m] 00h affected flag(s) tc2 tc1 to pd ov z ac c clr [m].i clear bit of data memory description the bit i of the specified data memory is cleared to 0. operation [m].i 0 affected flag(s) tc2 tc1 to pd ov z ac c clr wdt clear watchdog timer description the wdt and the wdt prescaler are cleared (re-counting from 0). the power down bit (pd) and time-out bit (to) are cleared. operation wdt and wdt prescaler 00h pd and to 0 affected flag(s) tc2 tc1 to pd ov z ac c 00 HT48R50A-1 35 december 19, 2000 clr wdt1 preclear watchdog timer description the td, pd flags, wdt and the wdt prescaler has cleared (re-counting from 0), if the other preclear wdt instruction has been executed. only exe - cution of this instruction without the other preclear instruction just sets the indicated flag which implies this instruction has been executed and the to and pd flags remain unchanged. operation wdt and wdt prescaler 00h* pd and to 0* affected flag(s) tc2 tc1 to pd ov z ac c 0* 0* clr wdt2 preclear watchdog timer description the to, pd flags, wdt and the wdt prescaler are cleared (re-counting from 0), if the other preclear wdt instruction has been executed. only exe - cution of this instruction without the other preclear instruction, sets the in - dicated flag which implies this instruction has been executed and the to and pd flags remain unchanged. operation wdt and wdt prescaler 00h* pd and to 0* affected flag(s) tc2 tc1 to pd ov z ac c 0* 0* cpl [m] complement data memory description each bit of the specified data memory is logically complemented (1's comple- ment). bits which previously contained a 1 are changed to 0 and vice-versa. operation [m] [m ] affected flag(s) tc2 tc1 to pd ov z ac c HT48R50A-1 36 december 19, 2000 cpla [m] complement data memory and place result in the accumulator description each bit of the specified data memory is logically complemented (1's comple - ment). bits which previously contained a 1 are changed to 0 and vice-versa. the complemented result is stored in the accumulator and the contents of the data memory remain unchanged. operation acc [m ] affected flag(s) tc2 tc1 to pd ov z ac c daa [m] decimal-adjust accumulator for addition description the accumulator value is adjusted to the bcd (binary code decimal) code. the accumulator is divided into two nibbles. each nibble is adjusted to the bcd code and an internal carry (ac1) will be done if the low nibble of the ac - cumulator is greater than 9. the bcd adjustment is done by adding 6 to the original value if the original value is greater than 9 or a carry (ac or c) is set; otherwise the original value remains unchanged. the result is stored in the data memory and only the carry flag (c) may be affected. operation if acc.3~acc.0 >9 or ac=1 then [m].3~[m].0 (acc.3~acc.0)+6, ac1=ac else [m].3~[m].0) (acc.3~acc.0), ac1=0 and if acc.7~acc.4+ac1 >9 or c=1 then [m].7~[m].4 acc.7~acc.4+6+ac1,c=1 else [m].7~[m].4 acc.7~acc.4+ac1,c=c affected flag(s) tc2 tc1 to pd ov z ac c dec [m] decrement data memory description data in the specified data memory is decremented by 1. operation [m] [m] 1 affected flag(s) tc2 tc1 to pd ov z ac c HT48R50A-1 37 december 19, 2000 deca [m] decrement data memory and place result in the accumulator description data in the specified data memory is decremented by 1, leaving the result in the accumulator. the contents of the data memory remain unchanged. operation acc [m] 1 affected flag(s) tc2 tc1 to pd ov z ac c halt enter power down mode description this instruction stops program execution and turns off the system clock. the contents of the ram and registers are retained. the wdt and prescaler are cleared. the power down bit (pd) is set and the wdt time-out bit (to) is cleared. operation pc pc+1 pd 1 to 0 affected flag(s) tc2 tc1 to pd ov z ac c 01 inc [m] increment data memory description data in the specified data memory is incremented by 1 operation [m] [m]+1 affected flag(s) tc2 tc1 to pd ov z ac c inca [m] increment data memory and place result in the accumulator description data in the specified data memory is incremented by 1, leaving the result in the accumulator. the contents of the data memory remain unchanged. operation acc [m]+1 affected flag(s) tc2 tc1 to pd ov z ac c HT48R50A-1 38 december 19, 2000 jmp addr directly jump description bits of the program counter are replaced with the directly-specified address unconditionally, and control is passed to this destination. operation pc addr affected flag(s) tc2 tc1 to pd ov z ac c mov a,[m] move data memory to the accumulator description the contents of the specified data memory are copied to the accumulator. operation acc [m] affected flag(s) tc2 tc1 to pd ov z ac c mov a,x move immediate data to the accumulator description the 8-bit data specified by the code is loaded into the accumulator. operation acc x affected flag(s) tc2 tc1 to pd ov z ac c mov [m],a move the accumulator to data memory description the contents of the accumulator are copied to the specified data memory (one of the data memories). operation [m] acc affected flag(s) tc2 tc1 to pd ov z ac c nop no operation description no operation is performed. execution continues with the next instruction. operation pc pc+1 affected flag(s) tc2 tc1 to pd ov z ac c HT48R50A-1 39 december 19, 2000 or a,[m] logical or accumulator with data memory description data in the accumulator and the specified data memory (one of the data memories) perform a bitwise logical_or operation. the result is stored in the accumulator. operation acc acc "or" [m] affected flag(s) tc2 tc1 to pd ov z ac c or a,x logical or immediate data to the accumulator description data in the accumulator and the specified data perform a bitwise logical_or operation. the result is stored in the accumulator. operation acc acc "or" x affected flag(s) tc2 tc1 to pd ov z ac c orm a,[m] logical or data memory with the accumulator description data in the data memory (one of the data memories) and the accumulator perform a bitwise logical_or operation. the result is stored in the data mem - ory. operation [m] acc "or" [m] affected flag(s) tc2 tc1 to pd ov z ac c ret return from subroutine description the program counter is restored from the stack. this is a 2-cycle instruction. operation pc stack affected flag(s) tc2 tc1 to pd ov z ac c HT48R50A-1 40 december 19, 2000 ret a,x return and place immediate data in the accumulator description the program counter is restored from the stack and the accumulator loaded with the specified 8-bit immediate data. operation pc stack acc x affected flag(s) tc2 tc1 to pd ov z ac c reti return from interrupt description the program counter is restored from the stack, and interrupts are enabled by setting the emi bit. emi is the enable master (global) interrupt bit (bit 0; register intc). operation pc stack emi 1 affected flag(s) tc2 tc1 to pd ov z ac c rl [m] rotate data memory left description the contents of the specified data memory are rotated 1 bit left with bit 7 ro- tated into bit 0. operation [m].(i+1) [m].i; [m].i:bit i of the data memory (i=0~6) [m].0 [m].7 affected flag(s) tc2 tc1 to pd ov z ac c rla [m] rotate data memory left and place result in the accumulator description data in the specified data memory is rotated 1 bit left with bit 7 rotated into bit 0, leaving the rotated result in the accumulator. the contents of the data memory remain unchanged. operation acc.(i+1) [m].i; [m].i:bit i of the data memory (i=0~6) acc.0 [m].7 affected flag(s) tc2 tc1 to pd ov z ac c HT48R50A-1 41 december 19, 2000 rlc [m] rotate data memory left through carry description the contents of the specified data memory and the carry flag are rotated 1 bit left. bit 7 replaces the carry bit; the original carry flag is rotated into the bit 0 position. operation [m].(i+1) [m].i; [m].i:bit i of the data memory (i=0~6) [m].0 c c [m].7 affected flag(s) tc2 tc1 to pd ov z ac c rlca [m] rotate left through carry and place result in the accumulator description data in the specified data memory and the carry flag are rotated 1 bit left. bit 7 replaces the carry bit and the original carry flag is rotated into bit 0 posi - tion. the rotated result is stored in the accumulator but the contents of the data memory remain unchanged. operation acc.(i+1) [m].i; [m].i:bit i of the data memory (i=0~6) acc.0 c c [m].7 affected flag(s) tc2 tc1 to pd ov z ac c rr [m] rotate data memory right description the contents of the specified data memory are rotated 1 bit right with bit 0 rotated to bit 7. operation [m].i [m].(i+1); [m].i:bit i of the data memory (i=0~6) [m].7 [m].0 affected flag(s) tc2 tc1 to pd ov z ac c HT48R50A-1 42 december 19, 2000 rra [m] rotate right and place result in the accumulator description data in the specified data memory is rotated 1 bit right with bit 0 rotated into bit 7, leaving the rotated result in the accumulator. the contents of the data memory remain unchanged. operation acc.(i) [m].(i+1); [m].i:bit i of the data memory (i=0~6) acc.7 [m].0 affected flag(s) tc2 tc1 to pd ov z ac c rrc [m] rotate data memory right through carry description the contents of the specified data memory and the carry flag are together ro - tated 1 bit right. bit 0 replaces the carry bit; the original carry flag is rotated into the bit 7 position. operation [m].i [m].(i+1); [m].i:bit i of the data memory (i=0~6) [m].7 c c [m].0 affected flag(s) tc2 tc1 to pd ov z ac c rrca [m] rotate right through carry and place result in the accumulator description data of the specified data memory and the carry flag are rotated 1 bit right. bit 0 replaces the carry bit and the original carry flag is rotated into the bit 7 position. the rotated result is stored in the accumulator. the contents of the data memory remain unchanged. operation acc.i [m].(i+1); [m].i:bit i of the data memory (i=0~6) acc.7 c c [m].0 affected flag(s) tc2 tc1 to pd ov z ac c HT48R50A-1 43 december 19, 2000 sbc a,[m] subtract data memory and carry from the accumulator description the contents of the specified data memory and the complement of the carry flag are subtracted from the accumulator, leaving the result in the accumula - tor. operation acc acc+[m ]+c affected flag(s) tc2 tc1 to pd ov z ac c sbcm a,[m] subtract data memory and carry from the accumulator description the contents of the specified data memory and the complement of the carry flag are subtracted from the accumulator, leaving the result in the data memory. operation [m] acc+[m ]+c affected flag(s) tc2 tc1 to pd ov z ac c sdz [m] skip if decrement data memory is 0 description the contents of the specified data memory are decremented by 1. if the result is 0, the next instruction is skipped. if the result is 0, the following instruc - tion, fetched during the current instruction execution, is discarded and a dummy cycle is replaced to get the proper instruction (2 cycles). otherwise proceed with the next instruction (1 cycle). operation skip if ([m] 1)=0, [m] ([m] 1) affected flag(s) tc2 tc1 to pd ov z ac c HT48R50A-1 44 december 19, 2000 sdza [m] decrement data memory and place result in acc, skip if 0 description the contents of the specified data memory are decremented by 1. if the result is 0, the next instruction is skipped. the result is stored in the accumulator but the data memory remains unchanged. if the result is 0, the following in - struction, fetched during the current instruction execution, is discarded and a dummy cycle is replaced to get the proper instruction (2 cycles). otherwise proceed with the next instruction (1 cycle). operation skip if ([m] 1)=0, acc ([m] 1) affected flag(s) tc2 tc1 to pd ov z ac c set [m] set data memory description each bit of the specified data memory is set to 1. operation [m] ffh affected flag(s) tc2 tc1 to pd ov z ac c set [m].i set bit of data memory description bit "i" of the specified data memory is set to 1. operation [m].i 1 affected flag(s) tc2 tc1 to pd ov z ac c siz [m] skip if increment data memory is 0 description the contents of the specified data memory are incremented by 1. if the result is 0, the following instruction, fetched during the current instruction execu - tion, is discarded and a dummy cycle is replaced to get the proper instruction (2 cycles). otherwise proceed with the next instruction (1 cycle). operation skip if ([m]+1)=0, [m] ([m]+1) affected flag(s) tc2 tc1 to pd ov z ac c HT48R50A-1 45 december 19, 2000 siza [m] increment data memory and place result in acc, skip if 0 description the contents of the specified data memory are incremented by 1. if the result is 0, the next instruction is skipped and the result is stored in the accumula - tor. the data memory remains unchanged. if the result is 0, the following in - struction, fetched during the current instruction execution, is discarded and a dummy cycle is replaced to get the proper instruction (2 cycles). otherwise proceed with the next instruction (1 cycle). operation skip if ([m]+1)=0, acc ([m]+1) affected flag(s) tc2 tc1 to pd ov z ac c snz [m].i skip if bit "i" of the data memory is not 0 description if bit "i" of the specified data memory is not 0, the next instruction is skipped. if bit "i" of the data memory is not 0, the following instruction, fetched during the current instruction execution, is discarded and a dummy cycle is re - placed to get the proper instruction (2 cycles). otherwise proceed with the next instruction (1 cycle). operation skip if [m].i 0 affected flag(s) tc2 tc1 to pd ov z ac c sub a,[m] subtract data memory from the accumulator description the specified data memory is subtracted from the contents of the accumula- tor, leaving the result in the accumulator. operation acc acc+[m ]+1 affected flag(s) tc2 tc1 to pd ov z ac c subm a,[m] subtract data memory from the accumulator description the specified data memory is subtracted from the contents of the accumula - tor, leaving the result in the data memory. operation [m] acc+[m ]+1 affected flag(s) tc2 tc1 to pd ov z ac c HT48R50A-1 46 december 19, 2000 sub a,x subtract immediate data from the accumulator description the immediate data specified by the code is subtracted from the contents of the accumulator, leaving the result in the accumulator. operation acc acc+x +1 affected flag(s) tc2 tc1 to pd ov z ac c swap [m] swap nibbles within the data memory description the low-order and high-order nibbles of the specified data memory (1 of the data memories) are interchanged. operation [m].3~[m].0 [m].7~[m].4 affected flag(s) tc2 tc1 to pd ov z ac c swapa [m] swap data memory and place result in the accumulator description the low-order and high-order nibbles of the specified data memory are inter - changed, writing the result to the accumulator. the contents of the data memory remain unchanged. operation acc.3~acc.0 [m].7~[m].4 acc.7~acc.4 [m].3~[m].0 affected flag(s) tc2 tc1 to pd ov z ac c sz [m] skip if data memory is 0 description if the contents of the specified data memory are 0, the following instruction, fetched during the current instruction execution, is discarded and a dummy cycle is replaced to get the proper instruction (2 cycles). otherwise proceed with the next instruction (1 cycle). operation skip if [m]=0 affected flag(s) tc2 tc1 to pd ov z ac c HT48R50A-1 47 december 19, 2000 sza [m] move data memory to acc, skip if 0 description the contents of the specified data memory are copied to the accumulator. if the contents is 0, the following instruction, fetched during the current in - struction execution, is discarded and a dummy cycle is replaced to get the proper instruction (2 cycles). otherwise proceed with the next instruction (1 cycle). operation skip if [m]=0 affected flag(s) tc2 tc1 to pd ov z ac c sz [m].i skip if bit "i" of the data memory is 0 description if bit "i" of the specified data memory is 0, the following instruction, fetched during the current instruction execution, is discarded and a dummy cycle is replaced to get the proper instruction (2 cycles). otherwise proceed with the next instruction (1 cycle). operation skip if [m].i=0 affected flag(s) tc2 tc1 to pd ov z ac c tabrdc [m] move the rom code (current page) to tblh and data memory description the low byte of rom code (current page) addressed by the table pointer (tblp) is moved to the specified data memory and the high byte transferred to tblh directly. operation [m] rom code (low byte) tblh rom code (high byte) affected flag(s) tc2 tc1 to pd ov z ac c tabrdl [m] move the rom code (last page) to tblh and data memory description the low byte of rom code (last page) addressed by the table pointer (tblp) is moved to the data memory and the high byte transferred to tblh directly. operation [m] rom code (low byte) tblh code (high byte) affected flag(s) tc2 tc1 to pd ov z ac c HT48R50A-1 48 december 19, 2000 xor a,[m] logical xor accumulator with data memory description data in the accumulator and the indicated data memory perform a bitwise logical exclusive_or operation and the result is stored in the accumulator. operation acc acc "xor" [m] affected flag(s) tc2 tc1 to pd ov z ac c xorm a,[m] logical xor data memory with the accumulator description data in the indicated data memory and the accumulator perform a bitwise logical exclusive_or operation. the result is stored in the data memory. the 0 flag is affected. operation [m] acc "xor" [m] affected flag(s) tc2 tc1 to pd ov z ac c xor a,x logical xor immediate data to the accumulator description data in the accumulator and the specified data perform a bitwise logical ex - clusive_or operation. the result is stored in the accumulator. the 0 flag is affected. operation acc acc "xor" x affected flag(s) tc2 tc1 to pd ov z ac c HT48R50A-1 49 december 19, 2000 HT48R50A-1 50 december 19, 2000 copyright 2000 by holtek semiconductor inc. the information appearing in this data sheet is believed to be accurate at the time of publication. however, holtek assumes no responsibility arising from the use of the specifications described. the applications mentioned herein are used solely for the purpose of illustration and holtek makes no warranty or representation that such applications will be suitable without further modification, nor recommends the use of its products for application that may pres - ent a risk to human life due to malfunction or otherwise. holtek reserves the right to alter its products without prior notification. for the most up-to-date information, please visit our web site at http://www.holtek.com.tw. holtek semiconductor inc. (headquarters) no.3 creation rd. ii, science-based industrial park, hsinchu, taiwan, r.o.c. tel: 886-3-563-1999 fax: 886-3-563-1189 holtek semiconductor inc. (taipei office) 11f, no.576, sec.7 chung hsiao e. rd., taipei, taiwan, r.o.c. tel: 886-2-2782-9635 fax: 886-2-2782-9636 fax: 886-2-2782-7128 (international sales hotline) holtek semiconductor (hong kong) ltd. rm.711, tower 2, cheung sha wan plaza, 833 cheung sha wan rd., kowloon, hong kong tel: 852-2-745-8288 fax: 852-2-742-8657 holmate technology corp. 48531 warm spring boulevard, suite 413, fremont, ca 94539 tel: 510-252-9880 fax: 510-252-9885 laipac technology inc. 105 west beaver greek rd., unit 207 richmond hill ontario, l4b 1c6 canada tel: 1-905-762-1228 fax: 1-905-770-6143 |
Price & Availability of HT48R50A-1
 |
|
|
|
|
All Rights Reserved © IC-ON-LINE 2003 - 2022 |
| [Add Bookmark] [Contact Us] [Link exchange] [Privacy policy] |
|
Mirror Sites : [www.datasheet.hk]
[www.maxim4u.com] [www.ic-on-line.cn]
[www.ic-on-line.com] [www.ic-on-line.net]
[www.alldatasheet.com.cn]
[www.gdcy.com]
[www.gdcy.net] |